计算机与现代化 ›› 2013, Vol. 1 ›› Issue (2): 108-112+.doi: 10.3969/j.issn.1006-2475.2013.02.026

• 人工智能 • 上一篇    下一篇

H.264/AVC中整数DCT变换量化模块的Verilog设计

沈劲桐,张 卫   

  1. 暨南大学信息科学技术学院,广东广州510632
  • 收稿日期:2012-10-29 修回日期:1900-01-01 出版日期:2013-02-27 发布日期:2013-02-27

Verilog Design of Integer DCT and Quantization Module in H.264/AVC

SHEN Jing-tong, ZHANG Wei   

  1. College of Information Science and Technology, Jinan University, Guangzhou 510632, China
  • Received:2012-10-29 Revised:1900-01-01 Online:2013-02-27 Published:2013-02-27

摘要: H.264/AVC视频压缩标准采用了4×4整数DCT变换和量化方法,避免了数据失配并提高了精度,具有较高的编码效率。本文分析H.264整数DCT变换和量化算法,将DCT变换转换为两次快速蝶形运算,减少了计算量,并用Verilog硬件描述语言编程实现整数DCT变换和量化功能,利用QuartusII进行综合和仿真,得到正确的结果。本设计具有54.54MHz的时钟频率、较低的资源消耗和功耗。

关键词: H.264/AVC, 整数DCT, 量化, Verilog HDL

Abstract: The video compression standard H.264/AVC uses 4×4 integer DCT and quantization methods, which avoid data mismatch and improve data accuracy, thus has high compression efficiency. This paper analyzes the algorithm of integer DCT and quantization in H.264. By transforming DCT into two quick butterfly computations, it reduces algorithm complexity and makes it easer to realize. The synthesis and simulation by QuartusII show the correct results. The design is of 54.54MHz high clock frequency, low resource usage and low power dissipation.

Key words: H.264/AVC, integer DCT, quantization, Verilog HDL